Ferro Vázquez Armando

Ferro Vázquez, Armando

Personal information

Ferro Vázquez, Armando

Address: Alda. de Urquijo s/n. C.P.: 48013. Bilbao
Office: 3A42
Email: armando.ferro@ehu.es
Telephone: +34 94 601 4209
Fax: +34 94 601 4259

 

Academic degrees

University degree

Career: Industrial Engineering
Intensification: Electronics
Center: University of The Basque Country
Date of achievement: 1986

Doctorate

Program Title: Tecnologías de la Información
DEA date of achievement: -
Thesis title: Propuestas de diseño de un sistema de detección de intrusión y definición de un modelo analítico para arquitecturas multiprocesador
Date of achievement: 2002

Publications

— 5 Items per Page
Showing 1 - 5 of 8 results.

Conference Papers

Network architecture to automatically test traffic monitoring systems

Authors:
Alberto Pineda, Luis Zabala, Armando Ferro
Year:
2012
Journal:
Mosharaka International Conference on Communications and Signal Processing (MIC-CSP2012). Barcelona, Spain. April 6-8
Description:

<span lang="en">In traffic capturing and analysis systems, it is important to measure the performance in terms of throughput, packet loss, CPU availability, latency, interrupt frequency, etc. If these metrics are the result of theoretical assumptions, then it is necessary to validate those results by running appropriate testing. This paper presents a generic test framework composed of four elements (a manager, agents, daemons and formatters). With these four elements, every phase of the validation process is automated, from test configuration to result formatting. The architecture presented in this paper has been applied to validation tests of traffic monitoring systems devoted to high speed network traffic analysis. The performance tests have been made modifying different parameters such as packet injection rate, packet length, the number of processors on the probe, analysis load or probe's configuration mode. In spite of having this infrastructure and configuration complexity, the deployment of this framework has led to a reduction in the time needed for the test phase and the number of errors due to mistakes.</span>